Pay in 4 interest-free payments of $7.52 Learn more
Ships within 48 hours · Estimated delivery Jul 27 - Aug 1
The device employs Silent Switcher 2 architecture with internal hot loop bypass capacitors to achieve both low EMI and high efficiency at switching frequencies as high as 5MHz
Virtualization in data centers requires both higher Ethernet speeds and better link utilization
Taper: Linear
and CMOS control circuitry for the common CLEAR
03345209 OPTITOP 150/40/80HC-100 for Ysio Max
Micron Technology DRAM SDRAMMobile-, Part #: MT49H8M36SJ-25:B | Dynamic random access memory | DEX amplifier The device employs Silent SwitcherMicron Technology DRAM RLDRAM2, Part #: MT49H8M36SJ 25: B features: 533 MHz DDR operation (1. 067 Gb s pin data rate) 38. 4 Gb s peak bandwidth (x36 at 533 MHz clock frequency) Organization 32 Meg x 9, 16 Meg x 18, and 8 Meg x 36 8 internal banks for concurrent operation and maximum bandwidth Reduced cycle time (15ns at 533 MHz) Nonmultiplexed addresses (address multiplexing option available) SRAM type interface Programmable READ latency (RL), row
US$ 199.50
US$ 24.95
US$ 13.95
US$ 79.95
US$ 274.50
US$ 24.95